Breaking the AI memory wall through ultra-high bandwidth High-Resolution Interconnects

Syenta is architecting the future of AI computing through its revolutionary Localized Electrochemical Manufacturing (LEM) technology, which enables High-Resolution Interconnects -a new class of chip-to-chip connections that transcends traditional packaging to deliver wafer-level system integration at unprecedented density.

Syenta’s breakthrough

With Syenta’s interconnect technology the compute-memory interface is no longer the bottleneck for AI. Our interconnects are sub-micron; manufactured on large >1000 mm2 packages, and the process has 3x the throughput of existing fabs.

We’ve developed a new fabrication method

Localized Electrochemical Manufacturing combines deposition and patterning into a single step. It uses a stamp electrode with a dielectric pattern that defines localized electrochemical cells, enabling precision metal deposition only within those cells.

Three axes of scaling through Syenta’s technology

Scale down icon with four arrows pointing inwards, towards the centre

Scale down

Increase bandwidth, <=1/1 µm RDL
Scale out icon with four arrows pointing ouwards, from the centre

Scale out

Expand package size, 510/600 mm Panel​
100-200mm field size
Scale up icon with an arrow bent and pointing upwards

Scale up

High-volume production 3x the productivity of current manufacturing technologies

Leadership

Dr. Jekaterina Viktorova
Dr. Jekaterina Viktorova
CEO, co-founder
Dr. Jekaterina Viktorova
CEO, co-founder
Ben Wilkinson
Ben Wilkinson
CtO, co-founder
Ben Wilkinson
CtO, co-founder
Prof Luke Connal
Prof Luke Connal
CSO, co-founder
Prof Luke Connal
CSO, co-founder
Zachary Dowse
Zachary Dowse
COO, co-founder
Zachary Dowse
COO, co-founder
John McClure
John McClure
CIO
John McClure
CIO
John Ghekiere
John Ghekiere
VP engineering
John Ghekiere
VP engineering
Sebastiaan Muller
Sebastiaan Muller
Head OF BD
Sebastiaan Muller
Head OF BD
Niki Scevak
Niki Scevak
Board director
Niki Scevak
Board director
investors & partners

Latest news and research

Work with Syenta to bypass the design rules restricting your chip’s performance

Contact us

Thanks for getting in touch. We’ll reach out to you soon!
Oops! Something went wrong while submitting the form.